Selective Writeback: Improving Processor Performance and Energy-Efficiency

نویسندگان

  • Deniz Balkan
  • Oguz Ergin
  • Dmitry Ponomarev
  • Kanad Ghose
چکیده

* Oguz Ergin is currently with Intel Labs Barcelona, Spain. Abstract A significant fraction of the result values in today's superscalar microprocessors are delivered to their consumers via forwarding and are never read out from the destination registers. Such transient values are kept in the register file solely for the purpose of recovering the processor state on interrupts or exceptions. In this paper, we propose a simple technique to identify such transient register values and avoid their writebacks into the register file. Our scheme results in significant performance improvement, as high as 40% for some benchmarks and 12% on the average because the register file is utilized more efficiently. Energy savings of 27% within the register file are also achieved because much fewer writes to the register file are performed.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Revisiting Stack Caches for Energy Efficiency

With the growing focus on energy efficiency, it is important to find ways to reduce energy without sacrificing performance. The L1 data cache is a significant contributor to processor energy consumption. We advocate treating data from the program’s stack differently from non-stack data to reduce energy. We characterize stack accesses to determine how they differ from general memory accesses in ...

متن کامل

Caching and writeback policies in parallel file systems

Improvements in the processing speed of multipro cessors are outpacing improvements in the speed of disk hardware Parallel disk I O subsystems have been proposed as one way to close the gap between processor and disk speeds Such parallel disk systems require par allel le system software to avoid performance limiting bottlenecks We discuss cache management techniques that can be used in a parall...

متن کامل

An Optimized Front-End Physical Register File with Banking and Writeback Filtering

In recent years, processor manufacturers have converged on two types of register file architectures. Both IBM with its POWER series and Intel with its Pentium series are using a central storage for all in-flight values, which offers a high performance potential. AMD, on the other hand, uses an optimized implementation of the Future File for its line of Opteron processors. Both approaches have l...

متن کامل

Improving Bandwidth Utilization using Eager Writeback

Cache memories have been incorporated into almost all modern, general-purpose microprocessors. To maintain data consistency between cache structures and the rest of the memory systems, most of these caches employ either a writeback or a write-through strategy to deal with store operations. Writethrough caches propagate data to more distant memory levels at the time each store occurs, producing ...

متن کامل

DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems

Read and write requests from a processor contend for the main memory data bus. System performance depends heavily on when read requests are serviced since they are required for an application’s forward progress whereas writes do not need to be performed immediately. However, writes eventually have to be written to memory because the storage required to buffer them on-chip is limited. In modern ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004